Timing Diagrams To Assertions