component and4 PORT( x0,x1,x2,x3 :in bit; equals :out bit); end component; begin U0: xnor2 PORT MAP (a(0),b(0),x(0)); U1: xnor2 PORT MAP (a(1),b(1),x(