Simulation Tests OK Memory 0: pmem0.mem[ 0]=11111110 pmem0.mem[ 1]=11111111 pmem0.mem[ 2]=00001001 pmem0.mem[ 3]=00000000 Exiting VeriLogger at simula